

US-PAT-NO: 6845043

DOCUMENT-IDENTIFIER: US 6845043 B2

TITLE: Method of verifying a semiconductor integrated circuit apparatus, which can sufficiently evaluate a reliability of a non-destructive **fuse** module after it is assembled

----- KWIC -----

TITLE - TI (1):

Method of verifying a semiconductor integrated circuit apparatus, which can sufficiently evaluate a reliability of a non-destructive **fuse** module after it is assembled

Brief Summary Text - BSTX (3):

The present invention relates to a method of verifying a semiconductor integrated circuit apparatus, which can sufficiently evaluate a reliability of a non-destructive **fuse** module after it is assembled, and a semiconductor integrated circuit apparatus.

Brief Summary Text - BSTX (6):

A method of using a **fuse** that can be **programmed** by carrying out a physical destruction through a laser and the like is typically done in setting a **defective address** in such a redundancy circuit. In a relieving method of cutting away the **fuse** through the above-mentioned laser, storing a defective address information, **comparing with an input address and replacing** with a spare memory line or a spare memory row, the **fuse** must be cut away before a memory chip is sealed in a package. For this reason, it is impossible to relieve a defect induced after the memory chip is sealed in the package. This results in a trouble that a sufficient improvement of a yield can not be attained.

Brief Summary Text - BSTX (7):

So, a technique is proposed for installing a non-volatile memory such as EEPROM (Electrical Erasable Programmable Read Only Memory) and EPROM (Electrical Programmable Read Only Memory) in a chip of DRAM (Dynamic Random Access Memory) and storing a defective address information as a non-destructive **fuse**.

Brief Summary Text - BSTX (9):

There is the technique for improving the yield by mounting the **fuse** in order



US6845043B2

(17) United States Patent

Dono

(10) Patent No.: US 6,845,043 B2

(45) Date of Patent: Jan. 18, 2005

(54) METHOD OF VERIFYING A SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS, WHICH CAN SUFFICIENTLY EVALUATE A RELIABILITY OF A NON-DESTRUCTIVE FUSE MODULE AFTER IT IS ASSEMBLED

FOREIGN PATENT DOCUMENTS

JP 2003-226600 8/2003
JP 2002-042506 1/2002

OTHER PUBLICATIONS

Shikuri, et al., "CMOS Process Bi-Flash (Bipolar Gate Decorated Flash) Technology for System-on-a-Chip", Oct. 2000.

* cited by examiner

(75) Inventor: Chikaji Dena, Tokyo (JP)

(73) Assignee: Elpida Memory, Inc., Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 217 days.

(21) Appl. No.: 10/310,423

(22) Filed: Dec. 5, 2002

(65) Prior Publication Data

US 2003/0107911 A1 Jun. 12, 2003

(30) Foreign Application Priority Data

Dec. 7, 2001 (JP) 2001-374609

(51) Int. Cl. G11C 16/06

(52) U.S. Cl. 365/183.22; 365/189.05; 365/189.07

(56) Field of Search 365/183.22, 183.01, 365/189.07, 301, 301, 230.03, 230.08, 189.05

(56) References Cited

U.S. PATENT DOCUMENTS

6,532,181 B2 * 3/2001 Saito et al. 365/201
6,505,521 B2 * 3/2001 Dene et al. 365/183.06

Primary Examiner—Sam T. Doh

Assistant Examiner—Tom I. Z

(74) Attorney, Agent, or Firm—Konica Minolta Inc.

Boonman

(57) ABSTRACT

A method of verifying a semiconductor integrated circuit apparatus includes (a) providing a semiconductor integrated circuit apparatus including: a first transistor which has a floating gate in which a potential is floated and to which data is written; a second transistor which has a floating gate connected together with the floating gate and reads out the data written to the first transistor; and a control gate unit, which is coupled to the floating gate, controlling an operation of reading out the data of the second transistor; (b) comparing a first data outputted through the second transistor when a first potential is applied to the control gate unit with a second data outputted through the second transistor when a second potential is applied to the control gate unit to generate a comparative result; and (c) verifying the data written to the floating gate based on the comparative result.

21 Claims, 14 Drawing Sheets



